# Precision Resistor Network for Programmable Instrumentation Amplifiers 

## General Description

The MAX5426 is a precision resistor network optimized for use with programmable instrumentation amplifiers. The MAX5426 operates from dual $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ supplies and consumes less than $40 \mu \mathrm{~A}$ of supply current. Designed to be used in the traditional three op amp instrumentation amplifier topology, this device provides noninverting gains of $1,2,4$, and 8 that are accurate to $0.025 \%$ (A-grade), $0.09 \%$ (B-grade), or $0.5 \%$ (C-grade) over the extended temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ). The MAX5426 is available in the $6.4 \mathrm{~mm} \times$ 5 mm 14-pin TSSOP package.

## Applications

General-Purpose Programmable Instrumentation Amplifiers
Gain Control in RF Power Amplifiers
Precision Dual Attenuator

Features

- Differential Gains: $\mathrm{Av}=1,2,4,8$
- Gain Accurate to 0.025\%, 0.09\%, or 0.5\%
- Dual Supply $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ Operation
- Low $36 \mu \mathrm{~A}$ Supply Current
- Simple CMOS/TTL Logic Compatible 2-Wire Parallel Interface
- Space-Saving 14-Pin TSSOP Package ( $6.4 \mathrm{~mm} \times 5 \mathrm{~mm}$ )
- OFFSET Pin Available to Offset the Output of the Differential Amplifier

Ordering Information

| PART | TEMP <br> RANGE | PIN- <br> PACKAGE | GAIN |
| :---: | :---: | :--- | :---: |
| MAX5426AEUD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 TSSOP | $0.025 \%$ |
| MAX5426BEUD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 TSSOP | $0.09 \%$ |
| MAX5426CEUD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 TSSOP | $0.5 \%$ |

Pin Configuration and Functional Diagram appear at end of data sheet.

Typical Operating Circuit


# Precision Resistor Network for Programmable Instrumentation Amplifiers 

| $V_{\text {DD }}$ to GND | -0.3 V to +17 V |
| :---: | :---: |
| VSS to GND. | -17V to +0.3V |
| D0, D1 to GND | -0.3V to ( $\mathrm{V}_{\mathrm{DD}}+0.2 \mathrm{~V}$ ) |
| D0, D1 to GND (VDD > +6V) | -0.3V to +6.0V |
| All Other Pins to GND .... | $0.3 \mathrm{~V})$ to ( $\mathrm{V} \mathrm{DD}+0.2 \mathrm{~V}$ ) |
| Maximum Current Into VDD | ........... $\pm 50 \mathrm{~mA}$ |
| Maximum Current from | $\pm 0.72 \mathrm{~mA}$ |



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=+15 \mathrm{~V}, \mathrm{~V}_{S S}=-15 \mathrm{~V}, G N D=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}.\right)$

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Gain Range Accuracy (Notes 1, 2) |  | MAX5426A | 0.004 | 0.025 | \% |
|  |  | MAX5426B | 0.025 | 0.090 |  |
|  |  | MAX5426C | 0.080 | 0.500 |  |
| Capacitance at Analog Pins | Canalog |  | 5 |  | pF |
| Differential CMRR (Notes 1, 2) |  | Gain = 1 | 79 |  | dB |
|  |  | Gain = 2 | 85 |  |  |
|  |  | Gain $=4$ | 91 |  |  |
|  |  | Gain $=8$ | 97 |  |  |
| DIGITAL INPUTS |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.4 |  | V |
| Input Low Voltage | VIL |  |  | 0.8 | V |
| Input Leakage Current | ILKG | D1 = D0 = 0 or logic high |  | 10 | $\mu \mathrm{A}$ |
| EQUIVALENT RESISTANCES |  |  |  |  |  |
| Resistance Between OUT1 and OUT2 | Rout1, Rout2 |  | 56 |  | k $\Omega$ |
| Resistance Between OUT1 and INDIF- | Rout1, Rindif- |  | 26 |  | k $\Omega$ |
| Resistance Between INDIF- and OUT | Rindif-, Rout |  | 26 |  | k $\Omega$ |
| Resistance Between OUT2 and INDIF+ | Rout2, RINDIF+ |  | 26 |  | k $\Omega$ |
| Resistance Between INDIF+ and OFFSET | Rindif+, Roffset |  | 26 |  | k $\Omega$ |
| Resistance Between OUT1 and FB1 | Rout1, RFB1 | Gain = 1 | 0 |  | k $\Omega$ |
|  |  | Gain = 2 | 15 |  |  |
|  |  | Gain $=4$ | 22 |  |  |
|  |  | Gain = 8 | 26 |  |  |

# Precision Resistor Network for Programmable Instrumentation Amplifiers 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+15 \mathrm{~V}, \mathrm{~V}_{S S}=-15 \mathrm{~V}, G N D=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}.\right)$

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance Between FB1 and FB2 <br> (Note 3) | RfB1, RfB2 | Gain = 2 | 29 |  | k $\Omega$ |
|  |  | Gain $=4$ | 15 |  |  |
|  |  | Gain $=8$ | 7 |  |  |
| Resistance Between OUT2 and FB2 | Rout2, Rfb2 | Gain = 1 | 0 |  | k $\Omega$ |
|  |  | Gain = 2 | 15 |  |  |
|  |  | Gain $=4$ | 22 |  |  |
|  |  | Gain $=8$ | 26 |  |  |
| Input Impedance at FB1 | ZFB1 |  | 0 |  | $\mathrm{k} \Omega$ |
| Input Impedance at FB2 | ZFB2 |  | 0 |  | k $\Omega$ |
| Input Impedance at OUT1 (Note 4) | Zout1 | Gain = 1 | 0 |  | k $\Omega$ |
|  |  | Gain = 2 | 9.5 |  |  |
|  |  | Gain $=4$ | 12 |  |  |
|  |  | Gain = 8 | 13 |  |  |
| Input Impedance at OUT2 (Note 4) | Zout2 | Gain = 1 | 0 |  | k $\Omega$ |
|  |  | Gain = 2 | 9.5 |  |  |
|  |  | Gain $=4$ | 12 |  |  |
|  |  | Gain $=8$ | 13 |  |  |
| Input Impedance at INDIF+ (Note 4) | ZINDIF+ |  | 0 |  | k $\Omega$ |
| Input Impedance at INDIF(Note 4) | ZINDIF- |  | 0 |  | $k \Omega$ |
| Input Impedance at OUT (Note 4) | ZOUT |  | 26 |  | k $\Omega$ |
| Input Impedance at OFFSET (Note 4) | Zoffset |  | 26 |  | k $\Omega$ |
| POWER REQUIREMENTS |  |  |  |  |  |
| Positive Power-Supply Voltage | VDD |  | 4.75 | 15.75 | V |
| Negative Power-Supply Voltage | VSS |  | -15.75 | -4.75 | V |
| Positive Supply Current | IDD | $\mathrm{D} 1=\mathrm{D} 0=0$ | 10 |  | $\mu \mathrm{A}$ |
|  |  | D1 $=$ D0 $=5 \mathrm{~V}$ | 36 | 80 |  |
| Negative Supply Current | Iss |  | 0.01 | 10 | $\mu \mathrm{A}$ |
| TIMING REQUIREMENTS |  |  |  |  |  |
| Switching Time (Note 5) | tswitching | (Figure 3) | 60 |  | ns |

Note 1: Total error when configured as instrumentation amplifier. Assumes ideal op amps.
Note 2: Each stage (input stage and output stage) is tested for accuracy separately and combined to give the total gain accuracy. The input stage is tested as follows: OUT1 $=10 \mathrm{~V}$, OUT2 $=0$. Output stage is tested as follows OUT1 $=10 \mathrm{~V}$, OUT2 $=0$ and OUT2 $=10 \mathrm{~V}$, OFFSET $=0$.
Note 3: Gain of 1 configuration is open circuit (infinite impedance).
Note 4: Equivalent load at each pin is calculated according to instrumentation amplifier configuration and assumes ideal op amps.
Note 5: See Timing Diagram.

## Precision Resistor Network for Programmable Instrumentation Amplifiers

$\left(\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


# Precision Resistor Network for Programmable Instrumentation Amplifiers 

Pin Description

| PIN | NAME |  |
| :---: | :---: | :--- |
| 1 | VDD | Positive Power Supply. Bypass VDD to GND with a 0.1 $\mu$ F capacitor. |
| 2 | GND | Ground |
| 3 | VSS | Negative Power Supply. Bypass VSS to GND with a 0.1 $\mu$ F capacitor. |
| 4 | FB2 | First Stage Positive Input Terminal Resistor. Connect to the inverting terminal of the second input buffer <br> (see Figure 1). |
| 5 | OUT2 | First Stage Positive Output Terminal Resistor. Connect to the output terminal of the second input buffer. |
| 6 | OFFSET | Second Stage Offset Terminal. Connect to a DC voltage to offset the output of the differential amplifier. |
| 7 | INDIF- | Second Stage Negative Input Terminal Resistor. Connect to the inverting input terminal of the <br> differential op amp. |
| 8 | INDIF+ | Second Stage Positive Input Terminal Resistor. Connect to the noninverting input terminal of the <br> differential op amp. |
| 10 | OUT | Second Stage Output Terminal, Final Output Terminal |
| 11 | FB1 | First Stage Negative Output Terminal of Resistor. Connect to the output terminal of the first input buffer. <br> 12 |
| First Stage Negative Input Terminal of Resistor. Connect to the inverting input terminal of the first input |  |  |
| buffer. |  |  | | Common-Mode Voltage. CM is the input common-mode voltage of the instrumentation amplifier. |
| :--- |
| Typically varies $\pm 1 \%$ of input common-mode voltage. |

## Detailed Description

The MAX5426 is a precision resistor network with low temperature drift and high accuracy that performs the same function as a precision resistor array and CMOS switches. Operationally, this device consists of fixed resistors and digitally controlled variable resistors that provide differential gains of 1, 2, 4, and 8 (see Functional Diagram). The MAX5426 provides gains accurate to 0.025\% (MAX5426A), 0.09\% (MAX5426B) or 0.5\% (MAX5426C).
The MAX5426 is ideal for programmable instrumentation amplifiers. An offset pin is available to apply a DC offset voltage to the output of the differential amplifier. Pin CM is the common-mode input voltage and can be buffered and connected to the common-mode input of the instrumentation amplifier (usually the shield of the input cable to reduce the effects of cable capacitance and leakage).

## Digital Interface Operation

The MAX5426 features a simple two-bit parallel programming interface. D1 and D0 program the gain setting according to the Logic-Control Truth Table (see Table 1). The digital interface is CMOS/TTL logic compatible.

## Timing Diagram

Figure 3 shows the timing diagram of MAX5426 for two cases. In case 1, the differential input changes are at OUT1 and OUT2, while the voltage settling is observed at FB1 and FB2. The settling time (tSETTLE) is defined as the time for the output voltage (from the change in the input) to reach (and stay) within $0.02 \%$ of its final value.
In case 2, the differential inputs (OUT1 and OUT2) are at constant voltages, while D1 and D0 are varied (for example from 01 to 10) to make a change in the gain. No op amps are used in these cases.

## Table 1. Logic-Control Truth Table

| DIGITAL INPUTS |  |  |
| :---: | :---: | :---: |
| D1 | DO |  |
| 0 | 0 | 1 |
| 0 | 1 | 2 |
| 1 | 0 | 4 |
| 1 | 1 | 8 |

## Precision Resistor Network for Programmable Instrumentation Amplifiers



Figure 1. Programmable Instrumentation Amplifier Using MAX5426

## Applications Information

The MAX5426 is ideal for programmable instrumentation amplifier applications. The typical application circuit of Figure 1 uses the MAX5426 in classical instrumentation amplifier configurations. Two digital inputs set the gain to $1,2,4$, or 8 .

## Op Amp Selection Guidelines

Selection of an op amp for instrumentation amplifier circuits depends on the accuracy requirements of the specific application. General guidelines are to choose an op amp with sufficient open-loop gain, low input-offset voltage, and a high common-mode rejection ratio.
High open-loop gain is needed to increase the gain accuracy, while low input-offset voltage and low inputoffset current help meet gain and offset requirements.
Other parameters such as low input capacitance, low input bias current, high input common-mode range, and low noise often need to be considered for a wide input voltage range stability and AC considerations. The MAX427 is an excellent choice to use with the MAX5426.

## Stereo Audio-Taper Attenuator

Figure 2 shows the application of the MAX5426 as a dual attenuator that can be used in stereo audio systems.

Power Supplies and Bypassing
The MAX5426 operates from dual $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ supplies. In many applications the MAX5426 does not require bypassing. If power-supply noise is excessive, bypass VDD and VSS with $0.1 \mu \mathrm{~F}$ ceramic capacitors to GND.

Layout Concerns
For best performance, reduce parasitic board capacitance by minimizing the circuit board trace from amplifier outputs to inverting inputs. Also choose op amps with low input capacitance.

# Precision Resistor Network for Programmable Instrumentation Amplifiers 



Figure 2. Stereo Audio-Taper Attenuator


Figure 3. Timing Diagram

# Precision Resistor Network for Programmable Instrumentation Amplifiers 



## Precision Resistor Network for Programmable Instrumentation Amplifiers



